Abstract-Distributed generations (DGs) with power electronic devices and their control loops will cause distortion to the fault currents and result in errors for power frequency measurement based fault locations. This might jeopardize the distribution system fault restoration and reduce the grid resilience. The proposed method uses high frequency (up to 3 kHz) fault information and short window measurement to avoid the influence of DG control loops. Applying the DG high frequency impedance model, faults can be accurately located by measuring the system high frequency line reactance. Assisted with the DG side recorded unsynchronized data, this method can be employed to distribution systems with multiple branches and laterals.
utilization efficiency), instead of re-design the fault location and protection algorithms, DGs are disconnected from the grid during a fault to achieve a correct operation of the relays and fault locations that are designed based on single power source. With fast increased installation volume of the DGs [3] , disconnecting all the DGs during a fault would influence the power generation efficiency. New fault location algorithms that consider the existence of DGs are required.
Fault locations in the distribution system have been investigated for decades and can be classified into four groups: the system frequency impedance estimation based method, the traveling wave method, the injection based method and the multi-terminal measurement based method.
In [4] and [5] , the single-ended technique based on measured pre-fault and post fault information is developed by Takagi et Salim et al. , and Nouri and Alamuti have modified and extended the impedance based method. This type of fault location has to deal with three unknown variables: the fault distance, the fault resistance and the load current. The unknown fault resistance can be eliminated by using both the real and imaginary equations or involving the negative sequence current [6] [7] [8] . The load current is assumed to be equal to its pre-fault value and the iteration is used to cancel the error [8] , [9] . When considering the three unknown variables at the same time, the load impedance is normally assumed to be a known value derived from the pre-fault load flow calculation [10] [11] [12] [13] [14] [15] or not considered for some cases [16] , [17] . The single-ended impedance based methods are more attractive for industry applications due to the straight forward algorithm and lack of a communication channel. They can be extended and applied to the main distribution lines with tapped loads (initially assuming the fault is in the first sections and then carry on to the next sections).
For a large distribution system (especially the one with a large number of connection nodes), locating a fault from single-ended measurement is challenging. In this case, the multi-terminal measurement based location is developed due to the increase installation of the Intelligent Electronic Devices (IEDs) in the distribution systems. Instead of the impedance estimation, the voltage and current variations (voltage sag or current increase) are directly captured to locate faults. The voltage sag based fault location is firstly proposed by Galijasevic and Abur [18] and extended by Pereira et al. [19] , Tayjasanant et al. [20] and other researchers [21] [22] [23] . This method uses the pre-fault and postfault steady state voltage to calculate the amplitude sags in different fault scenarios. The fault is located by comparing the pre-calculated patterns with the measured values. For some cases, the pre-fault current, phase angle and fault type information are also used to increase the fault location accuracy [21] . The adaptive neuro-fuzzy inference system and artificial neural network [22] , Decision-tree [23] , Primal-dual interior point and the log barrier algorithm [24] , [25] are used for precise pattern recognition. This method is suitable for all networks when the measurements from all (or most of) the nodes are available. But the intelligent pattern recognition algorithms might take a long time at current data processing speeds and it is difficult to fully specify the training set.
Compared with other methods, traveling wave (or the frequency characteristics of traveling waves) and injection based methods can provide fast and accurate fault location but require high frequency data acquisition units and injections. The traveling wave method can locate faults with an error of a few metres for a sampling frequency from kHz up to 1MHz [26] , [27] in different system topologies. However, traveling waves propagate at the speed of the light, so it is challenging to capture the wave fronts when fault is close to the measurement point and this leads to a close-end "dead zone". On distribution systems it requires far more processing than the transmission system because of the reflected waves from the many laterals [29] . The traveling wave frequency methods use wavelets to capture the transient characteristics as the characteristic frequency will be lower for more distant faults [30] , [31] . Compared with the direct traveling wave algorithm, frequency based methods require a lower sampling frequency but still has the close-end "dead zone". The injection based method injects high frequency transients or harmonics to the system and measures the responses to locate the fault. For different fault locations, the responses are normally unique. It was originally designed for off-line cable fault location [32] [33] [34] and then developed for over-head line fault location [35] , [36] . However, the injection unit cannot be available for all the systems and it might influence the system healthy operation during online fault locations.
Considering the penetration of DGs, the introduced fault location methods mostly use the system frequency impedance [37] , [38] and voltage sag calculation [39] , [40] . In these papers, the DG is considered as a voltage source that can alter the load flow directions and still provide sinusoidal wave forms after fault occurs [41] . However, most of the DGs are connected to the grid with the assistance of the power electronics and are not able to provide enough grid voltage support during a fault. DGs are normally controlled to inject power to the system while the grid provides constant voltage support. During an un-symmetrical fault, the symmetrical control design can lead to negative sequence frequency injection from the DG. In this case, seen from the DG side, the system positive and negative sequence impedance is not equal. Also, the grid side voltage drop (caused by faults) will induce currents to rise in the inner control loops and this leads to large nonsinusoidal and low frequency distortion outputs from DGs. Considering the control loops and the power electronics, the DGs cannot be linearly represented for fault location based on system frequency data measurement. The non-sinusoidal and low frequency distortion output from DGs will cause errors to the system frequency measurements as well.
This paper introduces a high frequency (up to 3kHz) impedance measurement based fault location for the distribution system with DGs. The main contributions of this paper are: 1) A high frequency impedance based DG model is developed for fault location regardless of its control loop influences. 2) A fault transient measurement based fault location is provided. Using short data capturing window and system high frequency impedance, both the speed and accuracy of the fault location can be improved. 3) With the assistance of the DG side measurements (such as measurements used for islanding protections), the proposed algorithms can have a good accuracy in the distribution system with multiple laterals.
II. ALGORITHM OVERVIEWS

A. High Frequency Impedance Based Fault Location
It is recognized that a short circuit fault acts as a step voltage transient from the point of fault inception, and therefore, contains wideband frequency information [30] , [31] . The high frequency fault transients can be picked out and transformed into the frequency domain by continuous wavelet methods [37] and the fault location can be fixed by calculating the high frequency line impedance from the measurement point to the fault. This paper focuses on locating faults with enlarged fault currents such as phase to phase faults or phase to ground faults in an uncompensated distribution system. High impedance faults and ground faults in a compensated system are not considered.
1) Zero Fault Impedance Situation:
The proposed fault location method can be demonstrated using the equivalent twogenerator system as shown in Fig. 1 with a metallic fault (the fault resistance is ignored).
In Fig. 1 (a) , Z S is the [3x1] three phase source impedance matrix, Z R is the [3x1] three phase remoteend impedance matrix, Z line_P is the [3x3] per-unit length line impedance, x f is the fault distance from the measurement point and the L is the length of total distribution line. From superposition theory for a short circuit fault, the fault transient can be treated as a voltage step at the fault point and creates an equal and opposite voltage to the instantaneous pre-fault voltage V pre-f at the fault location. This step waveform created by the fault can be considered as a high frequency signal source at the fault location (step waveform will have energy throughout the frequency range of interest after being transferred in to the frequency domain) as shown in the Fig. 1(b) .
The source impedance can be directly calculated using the high frequency transient measured at the measurement point. The total source and line impedances can then be found in terms of the fault transient voltage at the fault location V pre-f (a three phase [3x1] matrix) and the measured transient current I f (a three phase [3x1] matrix).
Thus the line impedance between the measurement point and the fault location can be obtained.
In this location scheme, V pre-f is initially assumed to be equal to the healthy state voltage at the measurement point. This will lead to an initial error in the fault distance estimation. This error in the fault location measurement is due to the difference between the pre-fault voltage at the measuring point (V pre-f ) and the actual pre-fault steady state voltage at the fault location (V pre-f ) as described in (3). This V pre-f can be used to create the step fault transient for further iterations.
Initially the fault location and fault resistance will be unknown. However, an initial estimation can be carried out from the imaginary part of (2) as it is independent of the fault resistance (noted that for frequencies greater than system frequency, this is not affected by the remote in-feed). The fault location is then estimated from:
The fault distance (x f ) initially derived by (4) has an error due to the approximation of the pre-fault voltage. This fault distance is then used in (3) to compensate the pre-fault voltage estimation errors. For a converging iteration the calculated x between two iterations is a decreasing value. If necessary this iteration is repeated and the pre-fault voltage at the fault location can be compensated until the fault location error converges to within a reasonable tolerance. The following equations (5)- (8) explain the iteration converging process.
For n+1 iteration: 5 where X line-p is the line reactance per unit length (the high frequency reactance dominates the impedance value and the line resistance is ignored for simplification). x n+1 and x n are estimated fault distance for n+1 and n iterations. Let x n = x + x and if the estimated x is the real fault distance and when x = 0:
For x n = x + x then we have:
Sub (6) to (7) 
It shows that the iteration will always converge if the fault current (I f ) is larger than the steady state current (I pre ) and this is true for most of the fault situations considered in this work. The fault resistance considered in this paper has to be smaller than the load impedance 2) Considering Fault Impedance: Considering the fault resistance, the line resistance is small compared with the fault resistance and the majority error in the fault location is not caused by the voltage drop from voltage measurement point to fault point but by the fault resistance being comparable to the load impedance. The high frequency system equivalent circuit is shown in the Fig. 2 .
For this system where the fault impedance cannot be ignored, (3) is modified as below:
The total impedance Z T which includes the total line impedance and the load impedance can be estimated using the pre-fault steady state data at the measurement point:
The load impedance contains the passive load and the equivalent impedance of the DGs in the high frequency domain. The passive load impedance can be monitored in the distribution system by the installed IEDs and updated by minutes (assuming the passive load remain unchanged during the update intervals). It is then converted into high frequency domain for calculation (the passive load impedance has linear performance within the frequency of interest). The equivalent impedance of the DGs can vary during a fault due to its control (fault current can be influenced by the control loops) and the high frequency impedance model of the DG is discussed in the latter part of this section. The load current I load is related to the source current I s for a given fault distance x f by:
And the fault resistance can be calculated as:
The iteration procedure can be carried out with (9)- (12) which includes the pre-fault steady state and the fault transient state calculations. The fault distance and the fault resistance can be estimated at the same time. However, for an extremely large fault resistance, the fault transient can be attenuated and this would lead to a poor signal to noise ratio (SNR) and errors in the estimated results. This will be discussed in the simulation results.
3) Considering Multiple Loads/DGs: Distribution systems normally have multiple branches for loads and DGs connections. Accurate fault location can be achieved if measured at the terminals which are close to the fault and most importantly without any load/DG branches in between as discussed. The load and DG branches between the measurement point and the fault point can be paths for the high frequency fault current and result in errors for the fault location. For a distribution system with tapped loads, in the fault high frequency, the system configuration with multiple "T" connections is shown as in the Fig. 3 .
For the described system, the (4) can be rewritten as:
In (13), N indicates the total number of the "T" connected braches. The relationship between measured high frequency fault current (I f ) and the load high frequency current (I load ) can be approximately represented by the source and the load impedances.
As described in (14) , the load side current can be approximately represented by the updated load impedance information and the source impedance. The iteration calculation starts from the first section (assuming the fault is in the middle of the first line section and the values of x 1f , x 2f ...x nf are set to be zero). (14) If the actual fault is in the further sections the iteration process will not converge (the estimated distance value increases with iterations) and the x 1f is considered. Then the x 2f and other further sections can be considered until the iteration converges.
However, this process might require load side measurements and a long data processing time for systems that have other than "T" connections. Also, the approximating representation in (13) and (14) can lead to enlarged errors in fault location results with the increase of fault distance. In this case, if the load side measurements are available the (13) and (14) are used. For practical consideration, only the DG and the main grid side measurements are used. This might lead to errors in the exact fault distance estimation but the faulted line section can still be distinguished and isolated.
For description convenience, the name fault location unit (FLU) which uses the system and DG side grid connected protection (required when the DG is connected to the grid) measurement data is employed in this paper. For practical utilization, the FLU can be an embedded function within the DG islanding protections and uses the recorded voltage and current data. One set of FLU cannot cover the entire distribution system and this is especially true for system with multi-laterals and branches. However, if the FLUs are not only installed at the substation buses but also at the DG side, this problem can be addressed using the multi-terminal measurement. The relationship of (13) can be rewritten as:
The value of in (15) is small and can be treated as errors which increase with fault distances due to the fact that the load impedance is normally much larger than the system source impedance. In a system with multi-FLUs, for the first step calculation, the previous discussed algorithm using (1) - (12) is used (laterals are not considered). Although each of the FLU might have fault location errors, the comparable ratio of the all the fault location results can be used to select the faulted sections and then (13) and (14) are only used for the exact fault distance estimation if necessary. The FLU which shows the shortest estimated distance will give the most accurate result. In cases faults on different branches might have the same distance to the closest FLUs, the ratio of the second and the third shortest fault location results from the other FLUs will be helpful during the actual fault distance distinguishing process. In this situation, the un-synchronised multi-terminal measurement is required and only the results of each of the 
B. High Frequency Impedance Model of DFIG
DGs can be classified into two groups: the directly grid connected one as the Double Fed Induction Generator (DFIG) as shown in the Fig. 5 and the inverter connected as PV and fuel cells. This paper will focus on the directly grid connected DGs and the model of the other type of DGs will be discussed in the next paper.
The DFIG relies on the grid side voltage for the rotor excitation through back to back AC/DC converters. Once the grid side voltage drops (during a shot circuit fault) are detected the rotor side controller tries to generate more current to balance the detected stator side phase angle differences. This can result in variable equivalent impedance during a fault. To make the matter worse, the control design for each control loops (inner loops, outer loops, phase lock loops, etc.) are unique for different manufactures. Also, sometimes the rotor side crowbar and DC bus Chopper protection are tripped when large rotor current or DC voltage increases are detected during the fault. All the mentioned phenomenon leads to an almost unsolvable question for the precise DFIG fault current calculation. Considering the control mutual influences between multiple DFIGs, it is impossible to build a precise impedance model which is suitable for all the DFIGs for the protection and fault location based on power frequency measurement.
However, in the high frequency domain, the common impedance model for all DFIGs can be derived. The proposed fault location method uses only the high frequency fault transients and the pre-fault data. During a fault, only several ms of fault transients (6 ms after the fault occurs) are used. The DFIG control response time is about several tens to hundreds ms which mainly depends on design of the PLL, inner and outer control loops. In this time period, the influences caused by different control loop designs can be ignored due to the fact that the response time is much larger than the data capture window. In this case, the DFIGs can be modeled as high frequency induction motor impedance which is paralleled with its control circuit impedance as shown in the Fig. 6 .
As shown in the Fig. 6 , the R s , L s , R r and L r are the stator and rotor side equivalent resistance and inductance, the L m is the motor magnetizing inductance, the L Con is the stator side converter inductance (chock filtering inductance) and the C is the DC link capacitance. For the highly inductive system (cables, transformers and motors) considered in this paper, the best SNR will be at relative low frequencies. A high frequency range up to 3kHz is chosen to a) get good SNR, b) be within the bandwidth of standard current and voltage transducers (have a linear performance within 3kHz) used for this type of operation, c) to restrict sample frequencies to those standard data acquisition equipment (such as the A/Ds on the DSP boards). In this frequency range, the system parasitic capacitance effects can be ignored.
For the common DFIG model as shown in the Fig. 5 , in the frequency domain (higher than the switching frequency), if the switching state of the IGBT is not considered the converter is equivalent as a short circuit. In this case, the DFIG equivalent model is the induction motor (impedance) in paralleled with the L Con (the inductor within the excitation loop).
However, when considering the switching states (idea switches), the equivalent impedance part in the dashed rectangular box is either the DC link capacitor or a short circuit. Due to the fact that a large DC link capacitor is employed in practice, then the equivalent impedance differences between the capacitor and the short circuit can be small in the high frequency range and can be treated as one model. The proposed DFIG high frequency model is further tested and validated using the simulation results.
The basic DFIG model (such as the GE model [24] ) that has an induction generator, back to back AC/DC/AC converters and filters (as shown in Fig. 5 ) is commonly used for research [42] [43] [44] [45] . The lately modifications of the DFIG are mainly to provide the low voltage fault ride through (LVFR) ability [43] [44] [45] . The crowbar (and/or copper) control circuits have been added in the hardware [44] . In the control part, current models from ABB and ALSTOM are equipped with positive and negative control algorithm and can generate reactive currents when the system voltage is lower than certain threshold for better LVFR [45] . For system frequency modeling, the control algorithms which might change for different system operating conditions have to be considered. However, this paper only focuses on the high frequency model of DG, in which the control response time is longer than the captured transients and can be ignored. Considering this, the DFIG with alternative control algorithms will not cause differences. The crowbar circuit operations depend on the different fault conditions. When crowbar is switched on, the converters are bypassed and the DFIG can be modeled as an induction generation as shown in Fig. 6 in both the system frequency and the high frequency. In this case, the crowbar operation is not a problem for the provided model.
III. SIMULATION VERIFICATION OF THE DG MODELING
The introduced high frequency impedance model of DFIG is validated using a GE 1.5MW Wind Turbine-Generators for both online and offline tests. A triangular current transient which has the similar frequency domain performance as a fault transient is used and injected to the DFIG during grid connection (online) and de-energized (offline) operations. The measured time domain data is shown in the Fig. 7 .
The data is captured by a short rectangular window (12ms in total length and 6ms after injection) with a 50kHz sampling frequency. This sampling frequency can provide results with good SNR in the interested frequency range and also is within the data processing limitation of a practical signal processing board. The captured data is filtered (with a cut-off frequency of 4kHz) and then transformed into frequency domain using a modified continuous Morlet wavelet method [46] which is more suitable for picking out the non-sinusoidal transients:
where the bandwidth frequency f b is 10Hz and the centre frequency f c is 2kHz to emphasize the accuracy of the results in the interested frequency range. The measured impedances in the frequency domain are shown as in the Fig. 8 . As shown in the Fig. 8 , the measured on-line and off-line impedances are plotted against the actual value (dashed red lines). The reactance part shows that off-line test results match with the actual value and are not influenced by the converter transients and the system power frequency leakage. Due to a relatively small resistance value in the frequency domain, the resistance estimation has larger errors and only the reactance model is accurate enough for fault location.
Due to a short window, the edges of the captured data in the time domain can cause disruption in the frequency domain (if not carefully processed, the frequency domain information induced by those edges can be mixed with the injection/fault transient information). This influence is especially obvious in the higher frequency part (above 1kHz). In this case, the lower frequency range results (500Hz to 1kHz) can still be curve fitted and used for modelling the DFIGs. Assuming the DFIG impedance model has a linear performance in the frequency domain of interest, the full frequency domain (up to 3kHz) model can be represented using the accurate estimated lower frequency results.
IV. FAULT LOCATION RESULTS
A. Fault Location Procedure Demonstration
The proposed fault location scheme is further tested and demonstrated using Matlab simulation results. The IEEE 33 node distribution system [47] (modified with DGs) is used and 9 faults within different line sections are studied shown in the Fig. 9 .
As shown in Fig. 9 , the 11kV system contains DGs, loads and different lengths of lines. The red nodes with dashed circles indicate modified 0.5MW DFIGs (added with crowbar circuit) and the rest nodes are connected with loads. In practice, the dashed lines are normally disconnected in healthy systems to avoid close-loop operations. Detailed information about the system parameters are provided in Tables II and III in the Appendix. Nine faults are randomly placed at the start, The detailed fault location results are demonstrated using the F1 as an example and the other 8 faults are applied with the same procedure. For the initial test, a phase to ground fault with a 1 resistor is imposed at a distance of 10km to the distribution bus (F1). The measured three phase voltages and currents fault transients are shown in the Fig. 10 .
One cycle data which includes pre-fault & post-fault steady state and the fault transient is plotted. The actual data used for fault location is the one within the dashed rectangular window. Only 6ms of the post-fault transients (less than the DFIG control response time) are included in the window.
Using the short-window high frequency transient data at the terminal of the 11kV distribution bus, the fault distance can be estimated with the iteration process as shown in the Fig. 11 .
For a fault at 10km, the estimated distances for 7 iterations in the frequency domain are shown in the Fig. 11 . The error of is reduced in the iterations and within required tolerance (when difference between previous and the current calculation is less than 2%) after the 7th iteration. With the iteration continuing, the estimated steady state voltage V pre-f at the fault point shows smaller errors compared the actual fault point step voltage as shown in the Fig. 12 .
B. Influence of The Fault Impedance
Ideally, the fault resistance is considered in the fault location algorithm and its value can be calculated during the procedure. However, large fault resistance can result in small fault transients (especially in the measured fault current transients) and this could lead to poor SNR and enlarged errors in the estimated results. With the inclusion of a constant percentage of 1% background noise (40dB white noise generated by the MATLAB band-limited white noise function), for a fixed fault distance, the estimated errors increase with the fault resistance as shown in Fig. 13 .
As shown in Fig. 13 , the Z load is the smallest load impedance in the system. Fault location error reaches the maximum allowable value (about 5%) when the ratio of fault resistance over the load is about 20% and the maximum fault resistance is about 40 . Fault location error increases significantly after that point due to a smaller fault transient (poor SNR) caused by the enlarged fault resistance. The error can be 120% and even higher when the fault resistance is comparable with the load impedance. In this case, the fault behaves similarly as the load variation and is challenging for detection. This extremely large error is mainly caused by the fact that the iteration calculation may not be converging when the fault resistance value and the load impedance are comparable as discussed in (8) .
C. Multi-Terminal Un-Synchronized Fault Location
As descripted in the Section II, the fault location results will suffer from the load branches between the measurement and the fault. These load branches have large impedances in the high frequency but can still absorb some of the high frequency transients. If multi-branches are placed in the fault loop the fault location may produce larger error. Using the multi-terminal measurement results from the source and the DG sides, this problem can be addressed. Applied with multi-terminal measurement, the FLU that has the shortest distance to the fault will give the most accurate fault location result. But this result only shows the accurate fault distance and actual fault can be either on the left or the right side of the FLU. The FLUs that give the second (or even third) shortest fault distances can help decide the faulted line section. This is demonstrated in Table I for all the nine faults.
As shown in Table I , values in the bracket are the real fault distances and the values next to each of the bracket are the estimated fault locations using the proposed fault location algorithm. The "NA" indicates the fault located more than 10km from the FLUs and with more than four branches in between. In this case, at least one IED are required for every 5 nodes. The value in yellow box is the smallest (most accurate) fault location and the value in the dashed red box is the second smallest fault location for each fault. The red box values can help eliminate the "fake" fault locations.
For F1, the accurate result is from FLU18 (0.57km) and the result of FLU2 (1.44km) indicates the fault is on the left side of the FLU18. If the same distance fault is placed on the right side, the FLU2 result would be around 2.7km according to the system parameters in Table II of the Appendix. For the other eight faults the similar procedure can be used as: ➢ For F2, FLU20 gives the fault distance and the FLU18 decides the fault is on the left side of the FLU20; ➢ For F3, FLU5 gives the fault distance and the FLU2 decides the fault is on the left side of the FLU5; ➢ For F4, FLU5 gives the fault distance and the FLU8 decides the fault is on the right side of the FLU5; ➢ For F5, FLU2 gives the fault distance and the FLU24 decides the fault is on the line beneath the FLU2; ➢ For F6, FLU11 gives the fault distance and the FLU8 decides the fault is on the left side of the FLU11; ➢ For F7, FLU15 gives the fault distance and the FLU11 decides the fault is on the left side of the FLU15; ➢ For F8, FLU15 gives the fault distance and the FLU17 decides the fault is on the right side of the FLU15; ➢ For F9, FLU31 gives the fault distance and the FLU28 decides the fault is on the right side of the FLU20. The impedance estimated based fault location will suffer from the change of the distribution topologies. The proposed method compares distances estimated from all the FLUs to located possible faulted area and then uses the smallest fault location result to decide the final fault position. Assuming the change of the distribution topologies results in a ±5% errors for each of the estimations, in this case, the faults placed close to the start and the end of the line section (about 5-10%, as F1) might be located as on the neighbor lines. When this occurs, disconnection of the located line will not clear the fault and the neighbor lines will have to be disconnected as well (enlarged fault location area). Due to the fact that only comparison of all the IED results is required for the multi-terminal fault location, the proposed method can easily be applied in a larger system with more nodes.
As long as it is fault with fault current that is larger than the load current and a measureable fault transient, the proposed method will work. For faults between phases and the grounded faults, the only differences are the faulted loops and the measured voltages and the fault location results will be the same. If one (or more) of the FLUs (measurements) is lost this would not lead to totally wrong fault location results but would lead to an enlarged estimated fault location area (the faulted line and its neighbor lines might be isolated). Considering errors from the updated system parameters, faults placed close to the start and the end of the line section might cause enlarged estimated fault location area as well.
V. CONCLUSION
This paper proposes a high frequency impedance measurement based fault location method which is suitable for system with the penetration of DGs. Short rectangular window which only includes 6ms fault transients is used to prevent the influence of the control loops which normally have a cascaded response time in several 10ms. The high frequency impedance model of DFIG is provided and tested. The fault location results derived using this model indicate good accuracy. The influences of the fault resistance and fault inception angles are considered. Applying the proposed method in a practical distribution system with laterals, the multi-terminal measurement based method can be used. Due to the fact that the data synchronizing is not required, the proposed method has the potential of practical utilization.
APPENDIX
See Tables II and III. 
